Can CADENCE simulate the temperature performance of a running chip - 未名空间MITBBS历史存档

国际科技财经博客移民网络热点娱乐民生时事公众号

Redian新闻

>未名空间

>EE - 电子工程

Can CADENCE simulate the temperature performance of a running chip

Can CADENCE simulate the temperature performance of a running chip# EE - 电子工程

h*n2011-03-30 07:03

1 楼

Job Location: Wilsonville, OR
System level hardware debugging is required.
Requirements:
• 5+ years of software test development experience using C# or C++,
using OOP best practices.
• Strong debugging and technical problem solving skills, as well as
a passion to solve hard, ambiguous problems.
• Experience developing test plans/strategies and ability to
collaborate cross team to define effective measures of quality and risk.
• Experience working in hardware manufacturing is a plus.
• Demonstrated ability to work as a self-starter in a collaborative
, self-directed manner.
• BS degree in Computer Science, Computer Engineering, or
Electrical Engineering.
• Hands-on experience working with and implementing Lean/Agile
software development practices is a plus.
有兴趣的请联系我：
[email protected]
/* */ 425-445-7830

S*a2011-03-30 07:03

2 楼

会计Start Up
我和ld都是CPA, 尤其是ld, 在这行里呆了十几年了, 在KPMG 做了多年，而我则在
PWC做过。我们精通税法，审计，公司财务，和咨询等。有需要的可以和我们联系。
s****[email protected] 或者站内联系都行。
www.irvingcom.com

a*e2011-03-30 07:03

3 楼

We designed a mixed-signal ASIC and wants to find the hottest spot on the
chip so we could place a on-chip temp sensor next to it to monitor the peak
temp.
But how do we know which part of the ASIC is the hottest? Does CADENCE
simulate this? Is it gonna near the supply pad where the highest current
comes from the highest voltage or the digital section in which lots of
counting takes place?
Thanks.

s*72011-03-30 07:03

4 楼

I don't think it should be near the supply pad since the voltage drop on it
is negligible thus drawing very small power. What you need to do is to
estimate the power of each block and place the sensor where the most power
is drawn.
In terms cadence, I'm not aware of any tool that simulates the on chip
temperature.

C*Q2011-03-30 07:03

5 楼

use totem

peak

【在 a******e 的大作中提到】

: We designed a mixed-signal ASIC and wants to find the hottest spot on the
: chip so we could place a on-chip temp sensor next to it to monitor the peak
: temp.
: But how do we know which part of the ASIC is the hottest? Does CADENCE
: simulate this? Is it gonna near the supply pad where the highest current
: comes from the highest voltage or the digital section in which lots of
: counting takes place?
: Thanks.