Redian新闻
>
Job open in Intel Folsom, CA: Senior System Validation Engineer
avatar
t*l
2
several friends inquired the reqs. Yes, we do have multiple opens.
1. PM (program manager): senior position. Need to experience project
management, understand PLC (product life cycle), drive cross sites and
cross team operation/tasks, demonstrate the leadership and ownership.
2. PHY technical lead (validation): senior position. Need to experience high
speed IO PHY design or debug. Drive the validation requirement (DFV) into
silicon for the fast TTM, drive the validation and debug, oversee the long
term PHY validation strategy.
3. SW/FW developer: senior and junior position; Good knowledge of C/C++,
Python. prefer having validation experience and understanding the low level
HW/SW interaction (such as driver)
4. System validation engineer: senior and junior position: system level
validation in pre-si (SLE/FPGA etc) and post-si. Need to understand the
computer arch, validation, C/C++, debug SW and HW etc. prefer experiencing
RTL, board, scope/LA etc.
Please send your resume to [email protected]
/* */ and mention the position you
are interested.
Good luck!

/* */

【在 t******l 的大作中提到】
: https://intel.taleo.net/careersection/10000/jobdetail.ftl?job=774838
: if you are interested, please send resume to [email protected]
: /* */

相关阅读
logo
联系我们隐私协议©2024 redian.news
Redian新闻
Redian.news刊载任何文章,不代表同意其说法或描述,仅为提供更多信息,也不构成任何建议。文章信息的合法性及真实性由其作者负责,与Redian.news及其运营公司无关。欢迎投稿,如发现稿件侵权,或作者不愿在本网发表文章,请版权拥有者通知本网处理。