b*y
2 楼
☆─────────────────────────────────────☆
randperm (昵称是什么?) 于 (Tue Sep 16 06:41:27 2008) 提到:
找单链表中的环,用两个指针,步长分别为1和2就行
问题是,为什么是1和2?其它步长行么?
看见讨论过,当时没仔细看,一下子想不明白了
大虾点拨一二?
谢了
☆─────────────────────────────────────☆
shime (虫) 于 (Tue Sep 16 10:02:45 2008) 提到:
我的想法是,其他步长也可以,只要它们不相等。但是选择1,2确实有好处。
1和2是最小的两个不一样的步长,所以相对其它的大步长可以省步数。
另外如果环的长度如果不能被步长差整除的话,大步长赶上小步长的时候多走的环数应
该就是步长差。所以在事先不知道环的长度的时候,步长差小一点也比较保险。
☆─────────────────────────────────────☆
thrust (WoW 无限期冬眠中) 于 (Tue Sep 16 12:48:53 2008)
randperm (昵称是什么?) 于 (Tue Sep 16 06:41:27 2008) 提到:
找单链表中的环,用两个指针,步长分别为1和2就行
问题是,为什么是1和2?其它步长行么?
看见讨论过,当时没仔细看,一下子想不明白了
大虾点拨一二?
谢了
☆─────────────────────────────────────☆
shime (虫) 于 (Tue Sep 16 10:02:45 2008) 提到:
我的想法是,其他步长也可以,只要它们不相等。但是选择1,2确实有好处。
1和2是最小的两个不一样的步长,所以相对其它的大步长可以省步数。
另外如果环的长度如果不能被步长差整除的话,大步长赶上小步长的时候多走的环数应
该就是步长差。所以在事先不知道环的长度的时候,步长差小一点也比较保险。
☆─────────────────────────────────────☆
thrust (WoW 无限期冬眠中) 于 (Tue Sep 16 12:48:53 2008)
l*o
3 楼
what is the difference between the two? Which library to link if I want to
compile MPI programs?
compile MPI programs?
n*l
4 楼
I'm making a 6-layer board and went through the DRC error report. There're
approximately 1000 error related to every single via I have on the board.
Can anyone who has experience with Allegro PCB software give me a hand?... I
spent the past several hours and couldn't find a fix for it.
The error is:
"Shape to Thru Via Spacing
Required spacing 8 MIL
Constraint set name DEFAULT
Etch subclass VD2"
I made the via myself in the PadStack.
Thanks a lot!!
approximately 1000 error related to every single via I have on the board.
Can anyone who has experience with Allegro PCB software give me a hand?... I
spent the past several hours and couldn't find a fix for it.
The error is:
"Shape to Thru Via Spacing
Required spacing 8 MIL
Constraint set name DEFAULT
Etch subclass VD2"
I made the via myself in the PadStack.
Thanks a lot!!
m*e
5 楼
you should start in August, and peak time is around November
c*l
6 楼
your vias are too dense???
re
I
【在 n*l 的大作中提到】![](/moin_static193/solenoid/img/up.png)
: I'm making a 6-layer board and went through the DRC error report. There're
: approximately 1000 error related to every single via I have on the board.
: Can anyone who has experience with Allegro PCB software give me a hand?... I
: spent the past several hours and couldn't find a fix for it.
: The error is:
: "Shape to Thru Via Spacing
: Required spacing 8 MIL
: Constraint set name DEFAULT
: Etch subclass VD2"
: I made the via myself in the PadStack.
re
I
【在 n*l 的大作中提到】
![](/moin_static193/solenoid/img/up.png)
: I'm making a 6-layer board and went through the DRC error report. There're
: approximately 1000 error related to every single via I have on the board.
: Can anyone who has experience with Allegro PCB software give me a hand?... I
: spent the past several hours and couldn't find a fix for it.
: The error is:
: "Shape to Thru Via Spacing
: Required spacing 8 MIL
: Constraint set name DEFAULT
: Etch subclass VD2"
: I made the via myself in the PadStack.
c*6
7 楼
Is the VD2 the power layer?
You maybe need to check you flash shape in your via.
re
I
【在 n*l 的大作中提到】![](/moin_static193/solenoid/img/up.png)
: I'm making a 6-layer board and went through the DRC error report. There're
: approximately 1000 error related to every single via I have on the board.
: Can anyone who has experience with Allegro PCB software give me a hand?... I
: spent the past several hours and couldn't find a fix for it.
: The error is:
: "Shape to Thru Via Spacing
: Required spacing 8 MIL
: Constraint set name DEFAULT
: Etch subclass VD2"
: I made the via myself in the PadStack.
You maybe need to check you flash shape in your via.
re
I
【在 n*l 的大作中提到】
![](/moin_static193/solenoid/img/up.png)
: I'm making a 6-layer board and went through the DRC error report. There're
: approximately 1000 error related to every single via I have on the board.
: Can anyone who has experience with Allegro PCB software give me a hand?... I
: spent the past several hours and couldn't find a fix for it.
: The error is:
: "Shape to Thru Via Spacing
: Required spacing 8 MIL
: Constraint set name DEFAULT
: Etch subclass VD2"
: I made the via myself in the PadStack.
n*l
9 楼
There are some vias in the board are in the middle of nowhere, that is there
aren't any components within 75 mil of their vicinity, and those vias still
give me via-to-shape spacing error.
En, I set the constraint in Setup -> Constraint -> Physical (lines/vias)
rule set : Set Values ..
aren't any components within 75 mil of their vicinity, and those vias still
give me via-to-shape spacing error.
En, I set the constraint in Setup -> Constraint -> Physical (lines/vias)
rule set : Set Values ..
c*6
10 楼
Flash shape in pad will decide how to connect or isolate the via to internal
layers like GND or POWER.
Normally you gotta design the flash before designing the pad or via.
【在 n*l 的大作中提到】![](/moin_static193/solenoid/img/up.png)
: Yes VD2 is a power layer. I made VD2 a negative plane.
: I'm not sure what is a flash shape?.. Just looked in the PadStack, didn't
: find
: flash shape option.
layers like GND or POWER.
Normally you gotta design the flash before designing the pad or via.
【在 n*l 的大作中提到】
![](/moin_static193/solenoid/img/up.png)
: Yes VD2 is a power layer. I made VD2 a negative plane.
: I'm not sure what is a flash shape?.. Just looked in the PadStack, didn't
: find
: flash shape option.
相关阅读
选课求解惑: CAD for VLSI是指编写还是应用CAD软件?大家会相互帮忙然后挂名吗?有的遥控器上的那种泡状的防水的键英文叫什么?被球康侮辱了!有相似遭遇的吗?有做OCT方面的么?请教用宽能带半导体做集成电路, 是省电, 还是费电?公司太恶了求问EE做optic LED和quantum dots方向的去公司有什么推荐的嘛?Phoenix 和 San Diego 工作offer 比较找工作求内推,半导体光电方向(AlGaN LED)Can anyone please help download a paper?用宽能带半导体做集成电路, 是省电, 还是费电?怎么申请export licenseBroadcom analog design openning急!!信号问题!哪位大神能指点一下!Si position availableEE的phd要不重新读个cs masterstaff engineer和member of technical staff 的区别是什么?复旦大学 招收博士后 10-15万RMB年薪Intel新当家人