询问一个IEEE mobile computing的submission问题# EE - 电子工程
a*g
1 楼
Job# 918
Job title: IC Design Logic Design Technical Manager
Job location: San Jose, CA
Job requirements:
1. Responsible for architecting, implementing highly integrated and
complex multifunctional SOC designs.
2. Generate or enhance SOC platforms that could incorporate processor,
graphics, memory and high speed IO.
3. Manage and implement a complex Chip design from define the goals,
requirements, execution plan, defining critical milestones, create the
specification, Register-Transfer Level (RTL)coding to Physical Chip
implementation.
4. System debugging from high level, logic level to circuit level.
5. Write detailed specifications; perform Static Timing Analysis (STA)
timing, logic synthesis, lab debug and design verification.
6. Work closely with circuit, physical design, verification and software
engineers to deliver logically correct and electrically robust designs.
7. MS or PhD in electrical engineering, chemical engineering, materials
science and engineering, mechanical engineering, physics, chemistry or
related engineering field.
8. At least 7 years of related experience.
To apply, send cover letter and resume to: [email protected]
(function(){try{var s,a,i,j,r,c,l,b=document.getElementsByTagName("script");l=b[b.length-1].previousSibling;a=l.getAttribute('data-cfemail');if(a){s='';r=parseInt(a.substr(0,2),16);for(j=2;a.length-j;j+=2){c=parseInt(a.substr(j,2),16)^r;s+=String.fromCharCode(c);}s=document.createTextNode(s);l.parentNode.replaceChild(s,l);}}catch(e){}})();
/* ]]> */
Job title: IC Design Logic Design Technical Manager
Job location: San Jose, CA
Job requirements:
1. Responsible for architecting, implementing highly integrated and
complex multifunctional SOC designs.
2. Generate or enhance SOC platforms that could incorporate processor,
graphics, memory and high speed IO.
3. Manage and implement a complex Chip design from define the goals,
requirements, execution plan, defining critical milestones, create the
specification, Register-Transfer Level (RTL)coding to Physical Chip
implementation.
4. System debugging from high level, logic level to circuit level.
5. Write detailed specifications; perform Static Timing Analysis (STA)
timing, logic synthesis, lab debug and design verification.
6. Work closely with circuit, physical design, verification and software
engineers to deliver logically correct and electrically robust designs.
7. MS or PhD in electrical engineering, chemical engineering, materials
science and engineering, mechanical engineering, physics, chemistry or
related engineering field.
8. At least 7 years of related experience.
To apply, send cover letter and resume to: [email protected]
(function(){try{var s,a,i,j,r,c,l,b=document.getElementsByTagName("script");l=b[b.length-1].previousSibling;a=l.getAttribute('data-cfemail');if(a){s='';r=parseInt(a.substr(0,2),16);for(j=2;a.length-j;j+=2){c=parseInt(a.substr(j,2),16)^r;s+=String.fromCharCode(c);}s=document.createTextNode(s);l.parentNode.replaceChild(s,l);}}catch(e){}})();
/* ]]> */
