h*n
2 楼
吼一声~~
都出来活动活动？
faculty生活之孤独和奋斗
都出来活动活动？
faculty生活之孤独和奋斗
A*m
3 楼
从蓝光影碟机到音响
我在newegg买过一个sony的蓝光机，s185，花了40才，用的跟新的差不多，但买回来可
以看出来是旧的而不是新的
不知道newegg哪来的那么多sony产品，而且似乎还不是sony官方refurb的
我在newegg买过一个sony的蓝光机，s185，花了40才，用的跟新的差不多，但买回来可
以看出来是旧的而不是新的
不知道newegg哪来的那么多sony产品，而且似乎还不是sony官方refurb的
j*o
4 楼
谢谢！
p*g
5 楼
原来GV里是手机，搞了一个gizmo5，把gizmo5的SIP号加进去，认证也通过了。可在计
算机上用GV打电话，还是要我通过手机转接，gizmo一点动静都没有。看setting里，我
选的“forward to”是gizmo5。这个问题如何解决？谢谢
算机上用GV打电话，还是要我通过手机转接，gizmo一点动静都没有。看setting里，我
选的“forward to”是gizmo5。这个问题如何解决？谢谢
z*k
6 楼
大家好，
我在这里给大家来个长期内推，软件硬件都可以。但我本身team里做ASIC BE的，如果
我见到合适的简历会直接塞给hiring manager。
[Intel full-time] 内推。职位请见http://jobs.intel.com/。
请附上想要申请的【简历*1】+【job ID/job title（可多个）】 +【 第三人称自我介
绍】发送至[email protected]。内推成功后，也可以自己去添加还想申请的职
位。
【12月内被内推过的无法重复内推，谢谢】
我会看你简历，如果我推了，会回复各位的。如果我没回复，可能是你的简历需要修改
了。
我在这里给大家来个长期内推，软件硬件都可以。但我本身team里做ASIC BE的，如果
我见到合适的简历会直接塞给hiring manager。
[Intel full-time] 内推。职位请见http://jobs.intel.com/。
请附上想要申请的【简历*1】+【job ID/job title（可多个）】 +【 第三人称自我介
绍】发送至[email protected]。内推成功后，也可以自己去添加还想申请的职
位。
【12月内被内推过的无法重复内推，谢谢】
我会看你简历，如果我推了，会回复各位的。如果我没回复，可能是你的简历需要修改
了。
J*i
7 楼
托运可以，随身不行
【在 t********u 的大作中提到】
: 想买一把瑞士军刀回国送人，不知道是否可以飞机托运回国？
【在 t********u 的大作中提到】
: 想买一把瑞士军刀回国送人，不知道是否可以飞机托运回国？
t*t
8 楼
faculty's miserable life...
【在 h*****n 的大作中提到】
: 吼一声~~
: 都出来活动活动？
: faculty生活之孤独和奋斗
【在 h*****n 的大作中提到】
: 吼一声~~
: 都出来活动活动？
: faculty生活之孤独和奋斗
m*f
9 楼
不要。难道你要分裂中国？
h*t
10 楼
你的认证怎么通过的呢？
z*k
11 楼
已经收到一些同学的简历，我已陆续开始帮你们推。
c*s
12 楼
千万不能随身
【在 J*******i 的大作中提到】
: 托运可以，随身不行
【在 J*******i 的大作中提到】
: 托运可以，随身不行
i0
13 楼
monks and nuns
【在 t**********t 的大作中提到】
: faculty's miserable life...
【在 t**********t 的大作中提到】
: faculty's miserable life...
d*n
14 楼
看到别人签经说,VO问去过哪里,父母说去过香港,还拿港澳通行证给Vo看.
p*g
15 楼
gizmo响了->answer it->输入认证号
【在 h****t 的大作中提到】
: 你的认证怎么通过的呢？
【在 h****t 的大作中提到】
: 你的认证怎么通过的呢？
s*n
16 楼
赞lz一个
f*e
17 楼
most of them are students and postdoc. work like a dog.
p*g
18 楼
原来是个傻问题，我没有把ring to phone改过来。：）！
l*y
19 楼
楼主太棒了 一定要表扬
S*l
20 楼
yeah, like me.3点就起床了.
【在 f*******e 的大作中提到】
: most of them are students and postdoc. work like a dog.
【在 f*******e 的大作中提到】
: most of them are students and postdoc. work like a dog.
u*s
21 楼
ring to phone and forward are too independent settings
z*k
22 楼
总结一下
1. 一年内已被intel 系统内推过的别再重复发简历过来了。
2. 还有一年才毕业的，现在投fulltime简历似乎早了一点
3. Intel 的software 岗位比较少
1. 一年内已被intel 系统内推过的别再重复发简历过来了。
2. 还有一年才毕业的，现在投fulltime简历似乎早了一点
3. Intel 的software 岗位比较少
N*T
23 楼
这个在线数是假的。不过你们也太猛了。
【在 h*****n 的大作中提到】
: 吼一声~~
: 都出来活动活动？
: faculty生活之孤独和奋斗
【在 h*****n 的大作中提到】
: 吼一声~~
: 都出来活动活动？
: faculty生活之孤独和奋斗
h*t
24 楼
这个ring to phone在哪里改啊
【在 p*****g 的大作中提到】
: 原来是个傻问题，我没有把ring to phone改过来。：）！
【在 p*****g 的大作中提到】
: 原来是个傻问题，我没有把ring to phone改过来。：）！
z*k
25 楼
Memory组招人
In this position, you will be working as a member of the Non-Volatile Memory
(NVM) Solutions Group's (NSG's) Technology Development Quality and
Reliability (TD Q&R) team, helping to develop new state-of-the-art Intel NVM
technologies and SSD products - focusing on NVM array reliability:
degradation of key array parameters due to program and/or erase cycling, and
various data retention and/or disturb mechanisms. The work will involve
activities such as designing and executing experiments to characterize NVM
array reliability mechanisms, physical (device physics based) and empirical
reliability modeling, field failure rate estimation, and help develop design
and/or process and/or product and/or test solutions in order to enable
aggressively scaling of the Intel's NVM technologies, including exploration
of novel memory cells. You will be expected to lead small cross-functional
groups of engineers on technical projects. You must possess the below
minimum qualifications to be initially considered for this position.
Preferred qualifications are in addition to the minimum requirements and are
considered a plus factor in identifying top candidates. Experience listed
below would be obtained through a combination of your school work/classes/
research and/or relevant previous job and/or internship experiences.
Minimum Qualifications: The candidate must possess a Master of Science or Ph
.D. degree in Electrical Engineering, Computer Engineering, Materials
Science, Physics or Information Systems. Candidate must have 6 months of
work or educational experience in the following:
• Semiconductor device physics, materials properties, probability and
statistics, electrical circuits, semiconductor processing, and quantum
physics
• Experience in hands-on experimental design, execution, analysis,
interpretation and synthesis
• Programming (C or C and PERL or Python)
Preferred Qualifications:
• Prior Intel Intern or Scholarship recipient
• non-volatile memories, especially product or reliability
• Imaging and analytical lab test equipment such as Logic analyzer/
oscilloscopes, semiconductor parametric analyzer (CV-IV), memory testers.
• Reliability failure statistics, physics, or failure mechanisms.
• CMOS transistor level circuit design, semiconductor device physics,
memory reliability, interconnect reliability, computer or digital systems,
or board level design.
• Statistical analysis packages (e.g. JMP or Minitab)
• Computer programming for testing, preferably of memories , and data
acquisition, reduction and analysis
• Semiconductor fabrication process, packaging assembly, and/or board
system technology operations
In this position, you will be working as a member of the Non-Volatile Memory
(NVM) Solutions Group's (NSG's) Technology Development Quality and
Reliability (TD Q&R) team, helping to develop new state-of-the-art Intel NVM
technologies and SSD products - focusing on NVM array reliability:
degradation of key array parameters due to program and/or erase cycling, and
various data retention and/or disturb mechanisms. The work will involve
activities such as designing and executing experiments to characterize NVM
array reliability mechanisms, physical (device physics based) and empirical
reliability modeling, field failure rate estimation, and help develop design
and/or process and/or product and/or test solutions in order to enable
aggressively scaling of the Intel's NVM technologies, including exploration
of novel memory cells. You will be expected to lead small cross-functional
groups of engineers on technical projects. You must possess the below
minimum qualifications to be initially considered for this position.
Preferred qualifications are in addition to the minimum requirements and are
considered a plus factor in identifying top candidates. Experience listed
below would be obtained through a combination of your school work/classes/
research and/or relevant previous job and/or internship experiences.
Minimum Qualifications: The candidate must possess a Master of Science or Ph
.D. degree in Electrical Engineering, Computer Engineering, Materials
Science, Physics or Information Systems. Candidate must have 6 months of
work or educational experience in the following:
• Semiconductor device physics, materials properties, probability and
statistics, electrical circuits, semiconductor processing, and quantum
physics
• Experience in hands-on experimental design, execution, analysis,
interpretation and synthesis
• Programming (C or C and PERL or Python)
Preferred Qualifications:
• Prior Intel Intern or Scholarship recipient
• non-volatile memories, especially product or reliability
• Imaging and analytical lab test equipment such as Logic analyzer/
oscilloscopes, semiconductor parametric analyzer (CV-IV), memory testers.
• Reliability failure statistics, physics, or failure mechanisms.
• CMOS transistor level circuit design, semiconductor device physics,
memory reliability, interconnect reliability, computer or digital systems,
or board level design.
• Statistical analysis packages (e.g. JMP or Minitab)
• Computer programming for testing, preferably of memories , and data
acquisition, reduction and analysis
• Semiconductor fabrication process, packaging assembly, and/or board
system technology operations
相关阅读
帮朋友问个和芯片有关的问题 (转载)[供求]波士顿市区一大房带卫生间出租。 (转载)BAE Milpitas CA needs IC verification engineer内推， 数电IC designJob Opportunity-Business Development Engineersstd cell 驱动能力的finger 是什么意思？有哪些公司的实习岗位不招中国学生？惊觉国内每年越来越多人被选上ieee fellow了关于跳槽菜鸟问题: 版图设计里process feature size, database unit (DBU), manufacturing grid, snapping grid 的区别？帮朋友问问简历上要不要写GPA？ask for "review opportunity" on semiconductor devices国内的IC设计业对bode plot 的理解，希望解惑圣地亚哥州立大学全奖Ph.D.招生(2015 秋季入学）工作方向求指点湾区 fresh phd 8万。。。请教power界的工业前辈：中高压变频驱动v.s.低压变频驱动大家对这次球康piaji怎么看