Size does matter: 这篇 PNAS 文章牛 (转载)# Joke - 肚皮舞运动
A*s
1 楼
Send resume and job (#) to a****************[email protected]
Sr. Physical Design Timing Engineer
Timing (STA) Manager
Senior Physical Design Engineer
CAD Manager - Front-End Design and Verification
Sr. CAD Engineer - Place & Route / Physical Design Engineer
Sr. CAD Licensing Engineer
Sr. CAD Engineer – STA
GPU Micro Architect
Design Verification Implementation Engineer
RTL Design Engineer
Analog IP Validation/Characterization Engineer
Senior RF IC Design Engineer
Logic Implementation/ Synthesis Engineer
Design Verification Infrastructure Engineer
Sr. Physical Design Engineer
Formal Verification Engineer
Video Compression Validation Engineer
Validation Engineer-GPU Compiler (Backend)
Silicon Validation ISP Engineer
Silicon Validation Software Engineer (specializing in Graphics)
Silicon Validation: Embedded Kernel Debug Engineer
Silicon Validation-Debug/Triage Engineer
Physical Design – Electrical Methodology
Processor Verification Engineer
Processor Bring Up/Validation Engineer
Processor Random Testing Engineer
CPU Implementation Engineer
Design For Test, Processor Project Owner
CPU Physical Integration Engineer, Processor Project
Library Development Lead
Signoff Methodology Driver
SoC Test Engineer
DRAM Product Engineer
Embedded Software Automation Engineer
Product Engineer
Signal Integrity Engineer
IC Clock Design Engineer
ADC/DAC Analog Designer
High-speed Analog IC Design Engineer
Analog PLL Design Engineer
Analog IP Validation/Characterization Engineer
Analog IP/Silicon Engineer
Performance Analysis Engineer
Silicon Vendor Management Engineer
Senior Product Engineer
VLSI Design Manager
Analog Chip Development Engineer
Unit Level Design Verification Engineer
Logic Design Engineer - Orlando
Logic Design Engineer - Cupertino
GPU Micro Architect
Logic Implementation Engineer - Orlando
Logic Implementation Engineer - Cupertino
Performance Analysis Engineer - Orlando
Performance Analysis Engineer - Cupertino
Top Level Design Verification and Debug Engineer - Austin
Top Level Design Verification and Debug Engineer - Orlando
Top Level Design Verification and Debug Engineer - Cupertino
Design Verification Engineer - Austin
Design Verification Engineer - Orlando
Design Verification Engineer - Cupertino
Sr. Physical Design Timing Engineer
Timing (STA) Manager
Senior Physical Design Engineer
CAD Manager - Front-End Design and Verification
Sr. CAD Engineer - Place & Route / Physical Design Engineer
Sr. CAD Licensing Engineer
Sr. CAD Engineer – STA
GPU Micro Architect
Design Verification Implementation Engineer
RTL Design Engineer
Analog IP Validation/Characterization Engineer
Senior RF IC Design Engineer
Logic Implementation/ Synthesis Engineer
Design Verification Infrastructure Engineer
Sr. Physical Design Engineer
Formal Verification Engineer
Video Compression Validation Engineer
Validation Engineer-GPU Compiler (Backend)
Silicon Validation ISP Engineer
Silicon Validation Software Engineer (specializing in Graphics)
Silicon Validation: Embedded Kernel Debug Engineer
Silicon Validation-Debug/Triage Engineer
Physical Design – Electrical Methodology
Processor Verification Engineer
Processor Bring Up/Validation Engineer
Processor Random Testing Engineer
CPU Implementation Engineer
Design For Test, Processor Project Owner
CPU Physical Integration Engineer, Processor Project
Library Development Lead
Signoff Methodology Driver
SoC Test Engineer
DRAM Product Engineer
Embedded Software Automation Engineer
Product Engineer
Signal Integrity Engineer
IC Clock Design Engineer
ADC/DAC Analog Designer
High-speed Analog IC Design Engineer
Analog PLL Design Engineer
Analog IP Validation/Characterization Engineer
Analog IP/Silicon Engineer
Performance Analysis Engineer
Silicon Vendor Management Engineer
Senior Product Engineer
VLSI Design Manager
Analog Chip Development Engineer
Unit Level Design Verification Engineer
Logic Design Engineer - Orlando
Logic Design Engineer - Cupertino
GPU Micro Architect
Logic Implementation Engineer - Orlando
Logic Implementation Engineer - Cupertino
Performance Analysis Engineer - Orlando
Performance Analysis Engineer - Cupertino
Top Level Design Verification and Debug Engineer - Austin
Top Level Design Verification and Debug Engineer - Orlando
Top Level Design Verification and Debug Engineer - Cupertino
Design Verification Engineer - Austin
Design Verification Engineer - Orlando
Design Verification Engineer - Cupertino
