差点到美国# Joke - 肚皮舞运动
A*s
1 楼
Please send resume to a****************[email protected]
Sr. Software Engineer - iCloud
iCloud Software Engineer
Sr Software Engineer-Messaging Services
Cloud Infrastructure Operations
iCloud Apps Infrastructure Software Engineer
SW Engineering Apps Manager
Security Software Engineer
IC Package Engineer
Software Engineer: openGL & openCL Graphics Testing
Graphics RTL Designer
Board Software/Firmware Engineer
Linux Driver and Kernal Developer
CPU Performance Modeling Engineer
Graphics Software Engineer
Video Compression Validation Engineer
MEMs Packaging/Modeling Engineer
SoC Test Engineer
Software Engineer: Embedded and Low-level Programming
Senior VSLI Timing Engineer
VLSI Timing Manager
ASIC Design Engineer, STA
ASIC Design Engineer
CPU Implementation Lead
CPU Implementation Engineer
Signal Integrity Engineer
Embedded Software Engineer
Senior Product Engineer
SoC Product Engineer
Wireless Systems Engineer
Physical Design Engineer
Sr Block level P&R Design Engineer
Design Implementation Engineer
Graphics Software Engineer
Silicon Validation Engineer-Display and Image Processing
Processor Testing Engineer
Processor Verification Engineer
Embedded Software Engineer
FPGA Prototyping Engineer
PLL Lead
Graphics RTL Designer
Validation Engineer-GPU Compiler backend
Video Codec Architect
Silicon Validation Circuit Marginality Debug Engineer
Video Display Processing Architect
RF PLL Design Engineer
Senior Physical Timing Engineer
Electrical Engineer, Platform Arch.
CPU Implementation Engineer
Power Management IC Designer
RFIC Validation/Characterization Engineer
Design Implementation Engineer
Silicon Debug Engineer
Graphics Performance Analysis Engineer
Graphics Performance Analysis
Video C-Model Engineer, Platform Architecture
Sr. DDR PHY Design Engineer
Senior Emulation Engineer
CPU Verification Engineer
RFIC Validation/Characterization Engineer
RFIC RTL Design Engineer
RFIC RTL Design Engineer
RF / Mixed-Signal Design engineer
Analog/Mixed Signal Design Engineer
Packaging Engineer
DFT Verification Engineer
Senior Design Verification Engineer
Sr. Analog-Mixed-Signal Physical Design Engineer
SiValidation: Embedded Kernel Debug Eng
Senior RFIC Design Engineer
Sr RF IC Design Engineer
Graphics Silicon Debug Engineer
Silicon Quality Reliability Engineer
Formal Verification Engineer
Graphics Verification Engineer
Sr. Design Verification Engineer
Formal Verification Engineer
RF IC Architect
RF IC Architect
ISP Architect, Platform Architecture
Formal Design Verification Engineer
Sr. Layout Designer - Digital
Sr. Layout Designer - Analog
Analog Chip Development Engineer
Graphics Verification Engineer
CPU Implementation Lead
Graphics Performance Analysis
Analog IP Lab Characerization Lead
Sr. Physical Design Engineer
Physical Design Engineer [SoC]
Lead Layout Designer - Analog
Lead Layout Designer - Digital
Analog Mixed Signal Design Manager
Electrical Engineer, Platform Architecture
Sr. Software Engineer - iCloud
iCloud Software Engineer
Sr Software Engineer-Messaging Services
Cloud Infrastructure Operations
iCloud Apps Infrastructure Software Engineer
SW Engineering Apps Manager
Security Software Engineer
IC Package Engineer
Software Engineer: openGL & openCL Graphics Testing
Graphics RTL Designer
Board Software/Firmware Engineer
Linux Driver and Kernal Developer
CPU Performance Modeling Engineer
Graphics Software Engineer
Video Compression Validation Engineer
MEMs Packaging/Modeling Engineer
SoC Test Engineer
Software Engineer: Embedded and Low-level Programming
Senior VSLI Timing Engineer
VLSI Timing Manager
ASIC Design Engineer, STA
ASIC Design Engineer
CPU Implementation Lead
CPU Implementation Engineer
Signal Integrity Engineer
Embedded Software Engineer
Senior Product Engineer
SoC Product Engineer
Wireless Systems Engineer
Physical Design Engineer
Sr Block level P&R Design Engineer
Design Implementation Engineer
Graphics Software Engineer
Silicon Validation Engineer-Display and Image Processing
Processor Testing Engineer
Processor Verification Engineer
Embedded Software Engineer
FPGA Prototyping Engineer
PLL Lead
Graphics RTL Designer
Validation Engineer-GPU Compiler backend
Video Codec Architect
Silicon Validation Circuit Marginality Debug Engineer
Video Display Processing Architect
RF PLL Design Engineer
Senior Physical Timing Engineer
Electrical Engineer, Platform Arch.
CPU Implementation Engineer
Power Management IC Designer
RFIC Validation/Characterization Engineer
Design Implementation Engineer
Silicon Debug Engineer
Graphics Performance Analysis Engineer
Graphics Performance Analysis
Video C-Model Engineer, Platform Architecture
Sr. DDR PHY Design Engineer
Senior Emulation Engineer
CPU Verification Engineer
RFIC Validation/Characterization Engineer
RFIC RTL Design Engineer
RFIC RTL Design Engineer
RF / Mixed-Signal Design engineer
Analog/Mixed Signal Design Engineer
Packaging Engineer
DFT Verification Engineer
Senior Design Verification Engineer
Sr. Analog-Mixed-Signal Physical Design Engineer
SiValidation: Embedded Kernel Debug Eng
Senior RFIC Design Engineer
Sr RF IC Design Engineer
Graphics Silicon Debug Engineer
Silicon Quality Reliability Engineer
Formal Verification Engineer
Graphics Verification Engineer
Sr. Design Verification Engineer
Formal Verification Engineer
RF IC Architect
RF IC Architect
ISP Architect, Platform Architecture
Formal Design Verification Engineer
Sr. Layout Designer - Digital
Sr. Layout Designer - Analog
Analog Chip Development Engineer
Graphics Verification Engineer
CPU Implementation Lead
Graphics Performance Analysis
Analog IP Lab Characerization Lead
Sr. Physical Design Engineer
Physical Design Engineer [SoC]
Lead Layout Designer - Analog
Lead Layout Designer - Digital
Analog Mixed Signal Design Manager
Electrical Engineer, Platform Architecture
