verilog 问题求教# EE - 电子工程
h*u
1 楼
用VERILOG实现算法的时候，碰到ROUND函数，查了一下，有的是把real data type
truncated to integer data type,但是不能synethesis, 不知道有没有什么其他的解
决办法?多谢
truncated to integer data type,但是不能synethesis, 不知道有没有什么其他的解
决办法?多谢
j*j
2 楼
you should insert some cores or other functions, and call this function in
your code. Round (for some floating operation ) similar to the division is not a standard operation in
Verilog.
or , do that manually, not hard to write code to implement round.
btw: if you use core generator to generate the function, it is not the most
efficient way for your case, and it will consume a lot of gates.
your code. Round (for some floating operation ) similar to the division is not a standard operation in
Verilog.
or , do that manually, not hard to write code to implement round.
btw: if you use core generator to generate the function, it is not the most
efficient way for your case, and it will consume a lot of gates.
相关阅读
怎样实现这个线性转换的算法IEEE Student Member算Memeber么？请教各位怎么和导师沟通？EE想转偏CS方向，该找什么工作和选什么研究方向？SOT23 vs. SOIC给大家推荐生物医学信息学俱乐部 (转载)问个delayed branch的问题询问一个IEEE mobile computing的submission问题请问这里有谁了解或者在制造多晶硅的公司工作吗？请教通信中的编译码问题？ (LDPC)求助: 请推荐一本半导体工艺的书power electronics有啥水会议可以灌灌?电气工程专业招聘-待遇丰厚+股权激励Mixed Signal Design Engineer Opening in SINGAPORE (转载)power amplifier的工作怎么样请问哪里可以找到Memory PFＹ ｉｎｔｅｒｆａｃｅ ｄｅｓｉｇｎ 的书？这个做控制的好牛啊，哈哈申请给optics,MEMS，semiconductor 方面的杂志review 的机会EE方向的工作应该怎么找请教一个关于110V到220V电压转换的问题