avatar
h*3
1
If you are interested, contact with me via mitbbs email.
The position is in San Jose, CA.
Senior modeling/verification Engineer
Responsibilities:
Design, implement and maintain video Codec functional c-model
Model architecture for the hardware implementation of video Codec
Develop tests and test plan to verify the correctness of the design
Collaborate with firmware and hardware team to perform RTL integration
Conduct performance analysis and architecture tradeoff study.
Requirements:
BS/MS/PHD in EE, CS or CE with 5+ years of experiences with verification
or modeling
Experience in image/video processing and video codec standards such as
MPEG-2, H.264 or VP8
Strong C/C++, Verilog and scripting language
Highly motivated and be able to work both independently and as a team
member
Experience in SystemC, SystemVerilog a plus
相关阅读
logo
联系我们隐私协议©2024 redian.news
Redian新闻
Redian.news刊载任何文章,不代表同意其说法或描述,仅为提供更多信息,也不构成任何建议。文章信息的合法性及真实性由其作者负责,与Redian.news及其运营公司无关。欢迎投稿,如发现稿件侵权,或作者不愿在本网发表文章,请版权拥有者通知本网处理。