C*g
2 楼
Maybe the simulator can not faithfully represent the real condition.
【在 c*******l 的大作中提到】
: 一直不是很理解，为什么G>1, phase =-180，还不震荡。。。
【在 c*******l 的大作中提到】
: 一直不是很理解，为什么G>1, phase =-180，还不震荡。。。
c*r
3 楼
what kind of simulation did you do? ac-simulation or transient simulation?
Normally in analog design, we don't trust the result of ac-simulation
because the model may not be accurate. We are more reliable on transient
simulation result.
Meanwhile, open-loop-gain>1 is not necessary for oscillating. You have to
check the close-loop-gain (with the influence of parasitic cap in your input
stage). You can do it like this: add a 10G inductance to break the ac-loop
of feedback, and add a 10G cap to bre
Normally in analog design, we don't trust the result of ac-simulation
because the model may not be accurate. We are more reliable on transient
simulation result.
Meanwhile, open-loop-gain>1 is not necessary for oscillating. You have to
check the close-loop-gain (with the influence of parasitic cap in your input
stage). You can do it like this: add a 10G inductance to break the ac-loop
of feedback, and add a 10G cap to bre
T*n
4 楼
你是原来贴NCSU找工作那位？
input
loop
【在 c********r 的大作中提到】
: what kind of simulation did you do? ac-simulation or transient simulation?
: Normally in analog design, we don't trust the result of ac-simulation
: because the model may not be accurate. We are more reliable on transient
: simulation result.
: Meanwhile, open-loop-gain>1 is not necessary for oscillating. You have to
: check the close-loop-gain (with the influence of parasitic cap in your input
: stage). You can do it like this: add a 10G inductance to break the ac-loop
: of feedback, and add a 10G cap to bre
input
loop
【在 c********r 的大作中提到】
: what kind of simulation did you do? ac-simulation or transient simulation?
: Normally in analog design, we don't trust the result of ac-simulation
: because the model may not be accurate. We are more reliable on transient
: simulation result.
: Meanwhile, open-loop-gain>1 is not necessary for oscillating. You have to
: check the close-loop-gain (with the influence of parasitic cap in your input
: stage). You can do it like this: add a 10G inductance to break the ac-loop
: of feedback, and add a 10G cap to bre
c*r
5 楼
No, not me, but I know that person, I taught him a lot.
你是原来贴NCSU找工作那位？
你是原来贴NCSU找工作那位？
相关阅读
一个朋友想学强电，请大家推荐学校 (转载)想再读个PHD寻电子书 Fields and Waves in Communication Electronics. Simon Ramo (Author)据说ipad现在预订速度是每小时2万部Broadcom要招人 (转载)How to generate independent and equiprobable inputs with switching activity of 0.5 in Verilog如何对下标运算，从而产生如下子序列。问几个数学公式的计算Failure Analysis Engineer需要哪些方面的知识？这里有人能做类似这个芯片的吗？digital circuit design 方向可以到哪些公司找暑假实习啊哪位大侠能给个 library呀？请问一个力和电场强度关系的公式 F=1/2*epsilon*E^2*A哪位暑假去manchester NH做intern吗？IEEE Intellectual Property Rights对论文粘贴的回复当温度升高时,对diode和mosfet都有什么影响A Video algorithm job from a headhunter选校求助比亚迪IGBT取得初步突破 (转载)这个intern要不要接？